Sahar Fayaz

61, Sector-3, Shamasabad Bemina Srinagar
+91-9796107133
fayazneha11@gmail.com

A proactive, adaptable and conscientious individual with experience of teaching courses to undergrad and postgrad engineering students. Proficient in electronic device design and simulation using Industry standard EDA tools. Committed to the highest levels of professional and personal excellence.

Experience

MARCH 2017-MAY 2021

Lab Engineer/NIT, Srinagar

- Worked as a **Lab Engineer** in NIT Srinagar under **SMDP-C2SD** project sponsored by MoCIT, Govt. of India.
- Designed a **TIQ based Flash ADC** as part of the project.
- Conducted **VLSI related lab classes** for B.tech and M.tech students.
- Performed hardware and VLSI software installation and maintenance.
- Installed and worked on Industry standard EDA tools like Synopsys, Silvaco, Cadence, Mentor Graphics, Xilinx-ISE, MATLAB and several other open source tools.

Key Skills

Technical Skills –

- Academic Writing
- Languages: Assembly language, C, VHDL .
- Software: Synopsys TCAD, Silvaco, Cadence, Mentor Graphics, Xilinx, MATLAB

Interpersonal Skills-

- Sound knowledge of engineering concepts
- Strong communication skills in English language; verbal, written and presentation.
- Ability to work within Departmental guidelines

Education

2017-2025

PhD in Electronics Engineering/NIT, Srinagar

- CGPA - 9.076
- Thesis title: " Impact of Channel and Gate Engineering Techniques on the Performance of Sub-Micron LDMOS Transistor"

2010-2014

Bachelor of Technology, Electronics and Communication/IUST, Awantipora

- CGPA – 9.02

Additional Exam Qualification

- GATE 2015 qualified

Publications

1. Sahar Fayaz, Najeeb-ud-din Hakim and G.M. Rather, "Applicability of Channel Doping Gradient in the Design of a Short Channel (0.1 µm) LDMOS Transistor for Integrated Power and RF Applications," Transactions on Electrical and Electronic Materials, vol.25,pp. 479-493, 2024, doi: 10.1007/s42341-024-00530-7
2. Sahar Fayaz, Hakim Najeeb-ud-din, & G.M. Rather. (2024). The Progressive Journey and Evolution of Power LDMOS Structure: A Review. Research and Applications: Emerging Technologies, 6(3), 15–28, doi:10.5281/zenodo.12527827

Personal Details

- Date of Birth- 28 May 1991
- Religion-Islam
- Languages- English, Urdu, Kashmiri, Hindi, Arabic (reading)

Declaration

I do hereby declare that the above information is true to the best of my knowledge.

Place: Srinagar

Sahar Fayaz